AMENDMENT AND RESPONSE UNDER 37 CFR § 1.111

Serial Number: 09/493630 Filing Date: January 28, 2000 Title: VARIABLE DELAY LINE Page 14 Dkt: 303.662US1

## **REMARKS**

Applicant has carefully reviewed and considered the Office Action mailed on <u>July 11</u>, <u>2003</u>, and the references cited therewith. In response thereto, claims 14, 17, 18, 20, 27, 34-37 and 46 are amended. As a result, claims 1-53 are still pending in this application. Reconsideration of the claims and rejections is respectfully solicited.

## §102 Rejection of the Claims

Claim 37 was rejected under 35 U.S.C. § 102(b) as being anticipated by Tsai et al. (U.S. Patent No. 5,691,669). Applicant believes claim 37 is now distinguishable over the Tsai et al. patent since all of the elements of amended claim 37 are not found in the Tsai et al. patent. Reconsideration of claim 37 is respectfully solicited.

Applicant has amended claim 37 to include limitations not found in the Tsai et al and Jefferson et al. patents. For example, amended claim 37 describes a delay locked loop where the phase difference between an input signal and a feedback signal (from a first phase comparator) and the phase difference between a delayed input signal and the feedback signal (from a second phase comparator) are used to adjust the phase of the input signal, These changes mirror the Examiner's statement for the reasons for allowance for the claims allowed below.

Claims 14-17, 19-23, 27-48, and 51-53 were rejected under 35 U.S.C. § 102(b) as being anticipated by Jefferson et al. (U.S. Patent No. 5,744,991). Applicant believes claims 14-17, 19-23, 27-48, and 51-53 are now distinguishable over the Jefferson et al. patent since all of the elements of the amended claims are not found in the Jefferson et al. patent. Reconsideration of claims 14-17, 19-23, 27-48, and 51-53 is respectfully solicited.

Applicant has amended independent claims 14, 20, 27, 34, 37 and 46 to include limitations not found in the Jefferson et al patent. For example, the amended independent claims describe a delay locked loop where the phase difference between an input signal and a feedback signal (from a first phase comparator) and the phase difference between a delayed input signal and the feedback signal (from a second phase comparator) are used to adjust the phase of the input signal. These changes mirror the Examiner's statement for the reasons for allowance for the claims allowed below.

Serial Number: 09/493630 Filing Date: January 28, 2000 Title: VARIABLE DELAY LINE

## Allowable Subject Matter

Claim 18 was objected to as being dependent upon a rejected base claim, but was indicated to be allowable if rewritten in independent form including all of the limitations of the base claim and any intervening claims. Applicant has done this and requests reconsideration of claim 18.

Applicant acknowledges the allowance of claims 1-13, 24-26, 49, and 50.

## **CONCLUSION**

Applicant respectfully submits that the claims are in condition for allowance and notification to that effect is earnestly requested. The Examiner is invited to telephone Applicant's attorney at (612) 373-6904 to facilitate prosecution of this application.

If necessary, please charge any additional fees or credit overpayment to Deposit Account No. 19-0743

Respectfully submitted,

ERIC T. STUBBS

By his Representatives,

SCHWEGMAN, LUNDBERG, WOESSNER & KLUTH, P.A. P.O. Box 2938

Kluth

Minneapolis, MN 55402

(612) 373-6904

Date Oct 19, 2003

Daniel J. Kluth

Reg. No. 32,146

CERTIFICATE UNDER 37 CFR 1.8: The undersigned hereby certifies that this correspondence is being deposited with the United States Postal Service with sufficient postage as first class mail, in an envelope addressed to: Commissioner of Patents, P.O. Box 1450, Alexandria, VA 22313-1450, on this 4 day of October, 2003.

Tina Kohut

Signature

Name